

Si/SiGe n-MODFETs on Thin SiGe Virtual Substrates Prepared by Means of He Implantation

H.-J. Herzog, T. Hackbarth, U. Seiler, U. König, M. Luysberg, B. Holländer, and Siegfried Mantl, *Member, IEEE*

Abstract—Si/SiGe n-type modulation-doped field-effect transistors grown on a very thin strain-relieved $\text{Si}_{0.69}\text{Ge}_{0.31}$ buffer on top of a Si(100) substrate were fabricated and characterized. This novel type of virtual substrate has been created by means of a high dose He ion implantation localized beneath a 95-nm-thick pseudomorphic SiGe layer on Si followed by a strain relaxing annealing step at 850 °C. The layers were grown by molecular beam epitaxy. Electron mobilities of 1415 cm^2/Vs and 5270 cm^2/Vs were measured at room temperature and 77 K, respectively, at a sheet carrier density of about $3 \times 10^{12}/\text{cm}^2$. The fabricated transistors with Pt-Schottky gates showed good dc characteristics with a drain current of 330 mA/mm and a transconductance of 200 mS/mm. Cutoff frequencies of $f_t = 49$ GHz and $f_{\text{max}} = 95$ GHz at 100 nm gate length were obtained which are quite close to the figures of merit of a control sample grown on a conventional, thick $\text{Si}_{0.7}\text{Ge}_{0.3}$ buffer.

Index Terms—He implantation, n-MODFET, SiGe heterostructure, SiGe virtual substrate, strained Si.

I. INTRODUCTION

IN THE Si microelectronics, Si-Ge-based strained layer heterostructures are presently of enormous interest for the fabrication of high-performance devices due to their improved carrier transport properties and the possibility of band gap engineering [1]. The exceptional potential of this material system has already been demonstrated by publications e.g., on Si/SiGe based hetero-FETs (HFETs) with promising cutoff frequencies [2]–[6] and low noise figures [7], [8]. A key element for these heterodevices is a substrate with a lattice parameter tunable in between that of Si and Ge. Such a virtual substrate (VS) can be created by a strain-relieved SiGe alloy layer on Si standard wafer whereby the alloy composition and the degree of relaxation determine the in-plane lattice parameter of the VS. To date, the most successful approach to achieve a high quality VS is the growth of a compositionally graded SiGe buffer layer on a Si(100) substrate [9], [10], with the rule that the shallower the ramp the better is the structural quality. However, the relatively large thickness of this buffer version involves some decisive disadvantages. Thick SiGe buffers reduce the wafer throughput,

cause nonacceptable surface topology if implemented in combined technologies like CMOS, suffer from the lower thermal conductivity of SiGe alloys compared to Si, and may degrade the RF performance by a parasitic conductivity.

Recently, a highly interesting technique has been reported as effective in achieving a very thin strain relaxed SiGe buffer with a low threading dislocation density [11]–[13]. The basic feature of this method is to create a narrow defect band by a high dose He^+ implantation slightly underneath the interface of a pseudomorphic SiGe alloy layer grown on a Si(100) substrate. By proper choice of energy and dose, a high density of platelet-like or sphere-like bubbles filled with over-pressurized He develop during a subsequent annealing step. It is assumed that these stressed cavities release dislocation loops which then form strain-relieving misfit branches at the Si/SiGe interface while the threading arms are annihilated quite effectively. Up to now, SiGe buffers with 30% Ge content and about 70% relaxation have been realized with an excellent surface quality and a threading defect density of approximately $10^7/\text{cm}^2$.

In this letter, we report on the preparation and device results of an n-MODFET structure grown on this novel VS type. Both the SiGe buffer layer on Si(100) substrate and the Si/SiGe n-MODFET layer stack were deposited by MBE. Mesa-type HFETs were prepared with Pt-Schottky gates. From the fabricated devices dc characteristics were recorded, and finally RF measurements were performed.

II. WAFER AND DEVICE PREPARATION

A metastable, strained layer $\text{Si}_{0.69}\text{Ge}_{0.31}$ alloy film with a thickness of 95 nm was grown on a 1000 Ωcm 4-in p-Si(100) standard wafer. A 4-nm Si cap layer guards the SiGe and is also used as a sacrificial layer for subsequent wet-chemical cleaning steps. Then a He^+ implantation followed with an energy of 18 keV and a dose of $2 \times 10^{16}/\text{cm}^2$. Due to the implantation, a defect band about 100 nm beneath the SiGe/Si interface was produced while the $\text{Si}_{0.69}\text{Ge}_{0.31}$ layer remained still fully pseudomorphic. A post-implantation anneal of the sample was then carried out in a rapid thermal annealing furnace at 850 °C for 600 s resulting in a relaxation of the SiGe layer of about 65%.

Finally, the VS was reinserted into the MBE for deposition of a standard Si/SiGe n-MODFET structure. In this first attempt, a 100-nm $\text{Si}_{0.7}\text{Ge}_{0.3}$ alloy starting layer was grown to separate the active device structure from the interface of the growth break. Then the transistor layer stack followed consisting of a 12-nm-thick strained Si film sandwiched between

Manuscript received March 8, 2002; revised May 7, 2002. This work was supported in part by the IST Program of the European Community, Contract IST-999-10444, SIGMUND. The review of this letter was arranged by Editor T.-J. King.

H.-J. Herzog, T. Hackbarth, U. Seiler, and U. König are with Research and Technology, DaimlerChrysler AG, 89081 Ulm, Germany (e-mail: hans-joest.hertzog@daimlerchrysler.com).

M. Luysberg is with the Institut für Festkörperforschung, 52425 Jülich, Germany.

B. Holländer and S. Mantl are with the Institut für Schichten und Grenzflächen, 52425 Jülich, Germany.

Publisher Item Identifier 10.1109/LED.2002.801336.




Fig. 1. Cross section TEM picture of the complete layer set-up on the Si substrate after pseudomorphic SiGe growth, He^+ implantation, anneal, and regrowth. Important details are marked.

5-nm-thick Sb-doped supply layers (backside $1\text{--}2 \times 10^{18}/\text{cm}^3$, front-side $1\text{--}2 \times 10^{19}/\text{cm}^3$) which are set-back from the Si quantum channel by a 3 nm backside and a 4-nm front-side spacer. An 8-nm undoped $\text{Si}_{0.7}\text{Ge}_{0.3}$ and a 4-nm undoped Si cap layer complete the epitaxy structure. After the second epitaxy process, it has been found that the additional 100 nm SiGe alloy and the temperature cycle of the regrowth process enhanced the degree of relaxation of the VS up to 70–75% resulting in a conduction band discontinuity between the strained Si channel and the adjacent $\text{Si}_{0.7}\text{Ge}_{0.3}$ of about 120 meV [14]. The transistor stack and the relaxed SiGe are free of structural defects as confirmed by the cross-section transmission electron micrograph in Fig. 1. Smooth interfaces define the strained Si channel and there are no faults at the regrowth interface. The bubble layer formed due to the He^+ implantation is located about 80 nm below the Si/relaxed $\text{Si}_{0.69}\text{Ge}_{0.31}$ buffer interface which is identified by the strain contrast of the misfit dislocations. Small composition fluctuations are responsible for the faint contrast variations in the upper SiGe buffer part.

To have a reference to this novel concept, a control sample with the same transistor layer set-up but grown on a 2.6- μm -thick, compositionally graded $\text{Si}_{0.7}\text{Ge}_{0.3}$ buffer was prepared and processed. For the device fabrication, common technological processes and tools were applied, with the only constraint that, as usual for SiGe MODFETs, the maximum temperature was kept below 600 °C to avoid thermally induced disturbance of the doping profile. Mesa structures were defined by dry etching using a CF_4 plasma. After deposition of a 200 nm field oxide by low pressure CVD at 350 °C for passivation and planarization, the active transistor area on the mesa was opened by wet chemical etching with HF. Source and drain contacts were formed by a shallow P implantation with an energy of 20 keV and a dose of $2 \times 10^{15}/\text{cm}^2$ followed by a rapid thermal annealing at 575 °C for recrystallization and dopant activation. The Ti/Pt/Au contact metallization was




Fig. 2. Typical dc output characteristic of an n-MODFET on thin $\text{Si}_{0.7}\text{Ge}_{0.3}$ virtual substrate demonstrating a high saturation current and good pinch-off behavior.

structured by lift-off. Mushroom-like Schottky gates consisting of 30 nm Pt reinforced by 300 nm Au were patterned by means of e-beam lithography. The minimum source-drain distance was 1 μm and gate lengths around 100 nm were achieved.

III. DEVICE RESULTS

After wafer processing van der Pauw measurements were carried out. At room temperature, an electron mobility of $\mu = 1415 \text{ cm}^2/\text{Vs}$ at a sheet carrier density of $n_s = 3.2 \times 10^{12}/\text{cm}^2$ was obtained. The corresponding 77 K numbers are $\mu = 5270 \text{ cm}^2/\text{Vs}$ and $n_s = 3 \times 10^{12}/\text{cm}^2$ indicating that the majority of electrons are in the Si quantum channel. The dc properties of the fabricated transistors were measured on-wafer at 300 K by recording Schottky diode, output, and transfer characteristics. Fig. 2 shows the output characteristics of a transistor with 100 nm gate length and $2 \times 25 \mu\text{m}$ gate width. The curves indicate a good pinch-off behavior and a high maximum drain current of 330 mA/mm at a gate voltage of 0.6 V. The transfer characteristics (not shown) reveal a fairly broad transconductance plateau in the gate voltage range from -0.2 V to -0.9 V , with a maximum of 200 mS/mm at about -0.6 V . Typical gate current values are in the range of 10- $\mu\text{A}/\text{mm}$ at -0.5 V . S parameters have been recorded at RT with a HP 8510B network analyzer in the frequency range from 200 MHz to 50 GHz. The transistor S parameters were corrected for the parasitic pad contributions by means of short and open structures which results in approximately 15% higher values compared to the raw data. The de-embedded spectra for the current gain $|h_{21}|^2$, the maximum stable gain (MSG) (range $k \leq 1$), the maximum available gain (MAG) (range $k > 1$), and the stability factor k are plotted in Fig. 3. The extrapolation of the current gain and the MAG by 20 dB/decade lines leads to cutoff frequencies values of $f_t = 49 \text{ GHz}$ and $f_{\text{max}} = 95 \text{ GHz}$, respectively. The control sample with the 2.6- μm -thick, compositionally graded $\text{Si}_{0.7}\text{Ge}_{0.3}$ VS shows with $f_t = 54 \text{ GHz}$ and $f_{\text{max}} = 100 \text{ GHz}$ about the same RF performance.




Fig. 3. RF characteristic of an n-MODFET showing the current gain $|h_{21}|^2$, the maximum stable gain (MSG), maximum available gain (MAG), and the stability factor k . Cutoff frequencies of $f_t = 49$ GHz and $f_{\max} = 95$ GHz can be deduced.

IV. CONCLUSION

We reported for the first time on structure and device results of Si/SiGe n-type MODFETs grown by MBE on very thin SiGe VS created by means of high dose He^+ implantation. The required relaxation of the SiGe buffer was effectuated by a He implantation at an energy of 18 keV and a dose of $2 \times 10^{16}/\text{cm}^2$ followed by an 850 °C annealing step for 10 min. The fabricated transistors exhibited an $f_t = 49$ GHz and an $f_{\max} = 95$ GHz. This is an excellent RF performance which demonstrates impressively the potential of this thin SiGe virtual substrate. In particular, the significance of this approach is made clear by the fact that the figures of merit are about equal to that of a reference sample grown on a thick, “state-of-the-art” $\text{Si}_{0.7}\text{Ge}_{0.3}$ VS. This novel kind of VS is a highly interesting tool for both n- and p-type strained layer FET structures in Si-based microelectronics which are presently gaining enormous attention. The small thickness makes it compatible with CMOS technologies and minimizes the influence of low thermal conductivity of SiGe alloys.

ACKNOWLEDGMENT

The authors would like to thank B. Raynor from the Institut für Angewandte Festkörperphysik der Fraunhofergesellschaft,

Freiburg, Germany, for e-beam lithography, and U. Spitzberg from the University of Ulm, Germany, for assistance in RF measurement. They would also like to thank T. Soares and F. Rinaldi for technology work.

REFERENCES

- [1] R. People, J. C. Bean, D. V. Lang, A. M. Sergent, H. L. Störmer, K. W. Wecht, R. T. Lynch, and K. Baldwin, “Modulation doping in $\text{Ge}_x\text{Si}_{1-x}/\text{Si}$ strained layer heterostructures,” *Appl. Phys. Lett.*, vol. 45, pp. 1231–1234, 1984.
- [2] K. Ismail, “Si/SiGe high-speed field-effect transistors,” in *IEDM Tech. Dig.*, 1995, pp. 509–512.
- [3] M. Arafat, K. Ismail, J. O. Chu, B. S. Meyerson, and I. Adesida, “A 70-GHz f_T low operating bias self aligned p-type SiGe MODFET,” *IEEE Electron Device Lett.*, vol. 17, pp. 586–588, Dec. 1996.
- [4] M. Zeuner, T. Hackbarth, G. Höck, D. Behammer, and U. König, “High frequency SiGe-n-MODFET for microwave applications,” *IEEE Microwave Guided Wave Lett.*, vol. 9, pp. 410–412, Oct. 1999.
- [5] S. J. Koester, J. O. Chu, and R. A. Groves, “High- f_T n-MODFETs fabricated on Si/SiGe heterostructures grown by UHV-CVD,” *Electron Lett.*, vol. 35, pp. 86–87, 1999.
- [6] G. Höck, T. Hackbarth, N. Käb, H.-J. Herzog, M. Enciso, F. Aniel, P. Crozat, R. Adde, E. Kohn, and U. König, “0.1 μm gate-length p-type $\text{Ge}/\text{Si}_{0.4}\text{Ge}_{0.6}$ MODFET with 135 GHz f_{\max} ,” *Electron Lett.*, vol. 36, pp. 1428–1429, 2000.
- [7] S. J. Koester, J. O. Chu, and C. S. Weber, “High-frequency noise performance of SiGe p-channel MODFETs,” *Electron Lett.*, vol. 36, pp. 674–675, 2000.
- [8] M. Enciso, F. Aniel, P. Crozat, R. Adde, M. Zeuner, A. Fox, and T. Hackbarth, “0.3 dB minimum noise figure at 2.5 GHz of 0.13 μm $\text{Si}/\text{Si}_{0.58}\text{Ge}_{0.42}$ n-MODFETs,” *Electron Lett.*, vol. 37, pp. 1089–1090, 2001.
- [9] E. A. Fitzgerald, Y.-H. Xie, M. L. Green, D. Brasen, A. R. Kortan, J. Michel, Y.-J. Mii, and B. E. Weir, “Totally relaxed $\text{Ge}_x\text{Si}_{1-x}$ layers with low threading dislocation densities grown on Si substrates,” *Appl. Phys. Lett.*, vol. 59, pp. 811–813, 1991.
- [10] T. Hackbarth, H. Kibbel, M. Glück, G. Höck, and H.-J. Herzog, “Artificial substrates for n- and p-type SiGe heterostructure field-effect transistors,” *Thin Solid Films*, vol. 321, pp. 136–140, 1998.
- [11] S. Mantl, B. Holländer, R. Liedtke, S. Mesters, H.-J. Herzog, H. Kibbel, and T. Hackbarth, “Strain relaxation of epitaxial SiGe layers on Si(100) improved by hydrogen implantation,” *Nucl. Instrum. Meth. Phys. Res. B*, vol. 147, pp. 29–34, 1999.
- [12] H. Trinkaus, B. Holländer, St. Rongen, S. Mantl, H.-J. Herzog, J. Kuchenbecker, and T. Hackbarth, “Strain relaxation mechanism for hydrogen-implanted $\text{Si}_{1-x}\text{Ge}_x/\text{Si}(100)$ heterostructures,” *Appl. Phys. Lett.*, vol. 76, pp. 3552–3554, 2000.
- [13] B. Holländer, St. Lenk, S. Mantl, H. Trinkaus, D. Kirch, M. Luysberg, T. Hackbarth, H.-J. Herzog, and P. F. F. Fichtner, “Strain relaxation of pseudomorphic $\text{Si}_{1-x}\text{Ge}_x/\text{Si}(100)$ heterostructures after hydrogen or helium implantation for virtual substrate fabrication,” *Nucl. Instrum. Meth. Phys. Res. B*, vol. 175–177, pp. 357–367, 2001.
- [14] F. Schäffler, “High-mobility Si and Ge structures,” *Semicond. Sci. Technol.*, vol. 12, pp. 1515–1549, 1997.